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I.	 Introduction j
This report summarizes the results of a research program on the subject
t
of Optical Parallel Processing, which was carried out in the Applied Physics
and Information Science Department of the University of California, San Diego
and supported by NASA from March 15, 1974 to October 31, 1978.	 The overall`
goal of the project was to develop information processing s8	 P	 J	 P-	 P	 g	 stems whichY
rely on parallel processing of data to achieve large processing and high
^t
goal of the project was to develop information processing capacity and high
processing speed.	 Because optical approaches provide simple solutions to the A
^ y-Ft1	
°_problems of parallel signal transmission and interconnection between computer
components (by using lenses or optical fiber bundles), the all-optical and the {	 ^.
f t
opto-electronic approaches to parallel processing were investigated.
To develop parallel processing systems based on the all-optical or the
t
opto-electronic approaches, we investigated threshold and A/D devices for
,.. -_converting a gray scale image into a binary one.	 To process optical binary
a
s ignals, the approaches using integrated optical logic circuits '(IOC) or optical
parallel logic devices (OPAL) were studied.
In the IOC logic scheme, a single row of an optical image is coupled into
the IOC substrate at a time through an array of optical fibers.	 Parallel pro-
cessing is carried out, on each image element of these rows, in the IOC substrate
and the resulting output exits via a second array of optical fibers, Fig. 1. s A
Switching and logic operations are performed on light signals guided in optical
channel waveguides ` in the IOC substrate (electro-optic LiNbO 3 .	 Logic elements
are composed of electrooptic light _ modulators and photodetectors which are
€
electrically interconnected and biased. 	 The advantages of the IOC logic
s' approach to the parallel optical signal processing are its high processing
speed, and the ability to perform 'complex logic operations within a single
IOC substrate.
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In the scheme where optical parallel logic devices are utilized, binary P
^
t
images are input to the OPAL devices giving rise to new binary images which
y
are logic functions of the input binary images.	 Thus, an optical parallel
logic device consists of an array of cells, each cell performing a Boolean
algebraic	 operation on the input picture elements it receives. 	 (All the
1
picture elements in a binary image are processed completely in parallel).
The structure of the OPAL devices which we have been investigating uses an3
x
4	 electro-optic light modulating material and a photoconductor appropriately
arranged to bring about an interaction between the binary images addressing
the device.	 Several such devices can be interconnected with lenses, mirrors
and beamsplitters to construct a circuit for performing more complex processing i ="
t
operations on binary images. 	 The advantage of an optical computer based on
OPAL devices is that the degree of processing parallelism which can be
achieved is higher than that possible with IOC.
`	 For generating a binary equivalent of an analog image, an analog-to-
digital image converter is needed.
	
Binary images can be produced by pro- ,; ai
jecting the analog image through a number of threshold devices with dif-
ferent thresholding levels 	 Alternately, image thresholding and
.	 analog-to-digital conversion can be achieved using a Fabry-Perot phase. J
'	 object processing system. 	 Aside from image thresholding and A/D convey-
kh	 sion, Fabry-Perot interferometers have been found to be capable of per-
:	 forming other non-linear optical image processing, such as contrast control.
a^
s
f	 and intensity level selection.
"	 The results of our investigation in the three major areas of the project
are summarized below.	 More detailed descriptions are to be found in our
•	 publications.
•
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II.	 Integrated Optical Circuit Logic
v
The structure of an Integrated Optical Circuit (IOC) information pro-
cessor with the associated inputs and outputs was shown in Fig. 1. 	 The
`
s
major tasks which were addressed by our investigation of the IOC approach
for parallel processing werei) development of basic IOC logic elements,'!
} I
ii) combining of several of these elements to achieve a more complex logic x
circuit, iii) fabrication of several sets of logic circuits in parallel on s^
single substrate and iv) development of a method for coupling optical
signals from a linear array of optical fibers into an array of channel :z
A
waveguides in the IOC substrate. 	 The results of our investigation of IOC T,
logic, as described below, show that solutions to these tasks have been
found.
A.	 The structure of an integrated optical circuit for performing the
NOT A = A or the (NOT A) AND B = A • B operations, is shown in Fig. 2.
a
The logic element consists of two single mode channel waveguides A & B
,t
kk
a
4
„t
in an electrooptic substrate, and two sets of bordering metal electrodes. " +:
"- Photoconducting film was deposited across electrodes of waveguide A. and 	 -
R7
constituted a light detector.	 Optical energy can be coupled from the wave-
' guide to the photoconducting film by direct penetration or by evanescent
field.	 Representing the resistances of the photoconductive film in its
1	 respectively,_ the bias resistance RBlight and dark states as RP and RP
a
x
# is chosen so that RP >> RB >> RP.	 From Fig. 2 it can be seen that whenever
s
rt
light of sufficient intensity propagates in waveguide A, R p = RP and
^F
voltage VB will be transferred to the waveguide B electrodes. 	 Waveguide B ,.
and the electrodes which border it constitute a mode cutoff electrooptic
modulator.	 When an electric field Ey is established between the modulator
F.
electrodes, 'a decrease Ane in the refractive index of the waveguide results.
L n>r
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Since the refractive index difference between the waveguide and the surround-
ing media is decreased, the waveguide operating point can be placed below
a
cutoff for the lowest order guided mode by an application of E y of suffi-
x
cient magnitude.	 With the waveguide below cutoff, light originally in the
guided mode radiates into the substrate.	 Hence, light intensity in the
A-A
waveguide section which follows the electrodes could be modulated by varying A.
the magnitude of the applied electric field E . 	 The modulator is placed'in
y a
s' an OFF state whenever the full bias voltage VB appears across its electrodes.
Under this condition, no light emerges from . the output end of waveguide B
V	 i
(device output).	 Since a device output of 1 can result only if both A = 0 a_k^,	 PT
and B = 1, the logic gate output is A 	 B.
To achieve a NEGATION operation (A)on the input signal A, a CW signal :r
h (B = 1) is injected into waveguide B. 	 Device output of 1 results if A = 0 y',
while an output of 0 results if A = 1.
With a different electrical biasing scheme (Fig. 3), the same waveguide-
a
_ electrode structure can be used to perform the AND logic operation. The two
sets of electrodes A and B are now connected electrically in parallel in-
stead of being in series. 	 With this arrangement, the bias voltage V B appears .
across electrodes B when no light propagates in waveguide A, and the photo- k
conductor resistance is high R p = RP:	 Since an output of 1 occurs only when
inputs in both waveguides are present (A = 1, B-= 1), the logic gate output
is A	 B.	 If a strong CW light beam is present in waveguide Band a weaker
time varying signal in A, the device output will be signal A with the peak
intensity of the CW light beam in B. 	 Hence pseudoamplification of light in A
is achieved.
B. 	 Several of the elementary logic gates just ,described were combined
n to produce an integrated optical Half Adder circuit. 	 The structure of the
z
z.,
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Half Adder, and the logic functions of its components are shown in Fig. 4. fi
The Half Adder consists of four channel waveguides W1 , W2, W	 Wq' four modei
cutoff electrooptic modulators M1 , M2 , M3 , M4 , four US photodetectors y
P1' P29 P3 , P4 .	 Waveguide Wl
 and W3
 have signal A as their input, input to W2 f	 f
is the signal B, and the input to W4
 is a CW signal K.	 For the purposes of t
standardization or pseudoamplification signal K intensity can be•larger`than
i that of the outputs from W 2 or W3`
Waveguides W2 and W3
 with associated modulators M2
 and M3 , and photo- `r
' detectors P	 P	 constitute the
	 Orton of the Half-Adder circuit2 ^	 P	 generating F.
the sum signal (S)._.With the electrical biasing scheme shown in Fig. 4, •,	 s
n when light is present in waveguide W2 (B = 1), the voltage VB
 is transferred
:A
r^
' across the modulator M 3 , placing it in an OFF state.
	 Hence,a non-zero out- x	 f"
>i
put from waveguide W3 occurs only if both B = O and 'A = 1, (i.e., the output
^i
i is A	 ` B).'	 Similarly, a non 'zero output from waveguide W 	 can occur only if z
v	
a
`
_
both B = '1 and A - 0,	 (i.e., the output is A • B). 	 The Half Adder sum ,signal-
r S can be obtained by adding the outputs of W2 and 1 , 3 :	 S = A O B = A	 B + A	 B. „s
4	 .>
This addition can be performed by merging of waveguides W,, and W,, as indicated
" by dashed lines in Fig. 4.
	 To shorten the overall device length, however, a
modified OR gate can be used to perform this addition instead of the merging
- waveguide section.
The OR gate, consists of two photodetectors P l
 and P4 across waveguides s
e' W2 and W32 and a ` modulator M4
 across waveguide W4 .
	
The modulator M4
 will be
in an ON	 state if the output of either one of the modulators M2 or M3 is 1.
If a CW input K	 1 is present in W4 3' 	 output of modulator M	 is the sum
t
signal S.	 Sum signal amplification can be obtained if normalized intensity
of K is larger than 1.
t
a
5
.	 .	 _:: _. a	 s	 , e..x	 ...r	 ..r	 .._ we `	 v..	 x	 _ e'J.	 .. 1 ^:	 .4t'
R^
..... _.	 d'xWIeT.+.:lfs
	 tnc:,ro:.aM[x °'!4+''4?Yl.
_.._.
,
t
»>SSSF
The Half Adder carry signal C =_A	 B emerges at the output of waveguide
W1,	 The AND operation is performed by the modulator M 1
 across the waveguide r
W1 .	 The modulator is in the ON state only if light is present in waveguide W2
(B	 1), hence waveguide W1
 output is 1 only when both A _ 1 and B = 1.
The :IOC Half Adder structure shown in Fig. 4 was fabricated.
	 Half Adder
circuit length and width were approximately 4 mm and 1 mm, with waveguide
spacing of 260 } gym.	 LiNb03
 substrate dimensions of 5 x 5 x .5 mm allowed f
simultaneous fabrication of ten complete logic circuits on each sample.
` Fig. 5 shows the measured outputs of waveguides W 2
 (A
	 B) as a function of Jt
input light intensity in W3
 (B = 1, A varied).
	 Fig. 6 shows the measured out-
put of W3
 (A • B) a function of light input in W2
 (A = 1, B varied).
	 Summing
Fr of the output from both of these waveguides would result in a Half Adder sum .'.
output.	 The Half Adder carry signal output C
	 A	 B (Fig. 7) was measured
Ive
at the output of waveguide W 1 as a function of input light signal inW2
 (A = 1,
B varied).
C.	 End fire method was used to couple light (a
	 6328, from an array of
four single mode optical fibers to an equal number of channel waveguides in
the LiNb03
 substrate (Fig. 8). 	 Fibers were epoxied into a regularly spaced xi
set of V-shaped grooves preferentially etched in silicon 2 (Fig. 9).
	 To main-
tain input beam polarization, fiber length was kept to less than 15 cm.
	 Cou-
pling efficiencies obtained were ..l to .2, while typical light power propaga-
ting in the channel waveguides was 20-2OO uw.	 This method of light coupling
can be directly applied to a larger number of fibers.
F' The results of our investigation of IOC logic show that several of.the
major tasks associated with application of IOC to parallel information pro-
cessing have been solved. 	 Our present research effort aims at increasing, t
c
1
`•	 Or	 It
the operating speed of IOC logic elements by replacing the US photodetectors T)
with a Si photodiode structure.
III.	 Optical Parallel Logic (OPAL)
Optical Parallel Logic scheme for information processing is based on
processing of picture elements of a binary image.	 The output of an OPAL
device is an image which is the result of a logic operation performed on
F.
two input images.	 The high degree of parallelism utilized in OPAL devices
allows constructions of a large capacity computing system.
E The major tasks addressed by our research program in this area were: 	 i) S
development of basic OPAL logic elements,	 ii) combining of several of these
i.
elements to achieve a more complex processing system. 	 Solution to these
r
' tasks are described below.
A.'	 The detailed structure of an Optical PArallel Logic (OPAL) device
which operates on two binary images is shown in Fig. 10.
	 The device consists x
of an array of cells, each cell performing the same logic function on the two
inputs it receives. Each cell is divided into two parts:
	 one containing
photoconductor (opaque) and the other containing transparent dielectric (trans-
mitting).	 These two parts are interconnected by a patterned transparent elec-
trode.	 The electrooptic light modulating material is sandwiched between this
patterned transparent electrode and a continuous transparent electrode. ` The IN
	
#
ij th cell receives inputs from the ij th element of the binary image A, Aij,
and from the ij th
 element of the binary image B, B ij .	 Signal Alj
 
is absorbed
y
in the photoconductor, whereas signal B ij is transmitted through the
transparent dielectric, the electrooptic light modulating material and an
analyzer (not shown) to provide the output C ij .	 The materials used in the
t=' OPAL device at present are: 	 a) photoconductor-CdS, b) transparent dielectric-
Si02 . c) transparent- electrode-(In203) 8 (Sn20) 12 '
 d) electrooptic light
7
' Y
x
? modulating material-twisted nematic liquid crystal.
The electrooptic response of a twisted nematic liquid crystal wa., mea-
sured and is shown in Fig. 11.
	 The complementary nature of the curves for
two orthogonal orientations of the analyzer arises from the polarization proper-
' ties of light.	 The presence of a threshold voltage, a sharp transition, and
t saturation characteristics make this material attractive for use in an OPAL
E
device. 3
The operation of one resolution cell of an OPAL device can be explained $
with the help of Fig. 12. 	 In going through the liquid crystal the polarization
Y
F of signal Bid is rotated by 7r/2 when the voltage across the liquid crystal is :f
below the threshold voltage.	 When a voltage significantly larger than the {
threshold voltage is applied across the liquid crystal cell, the twist of the
^l
liquid crystal molecules, which is induced by alignment agents, is undone.
' Signal Bi3 now passes through the liquid crystal with its polarization un- y ''
y^ affected.	 The voltage across the liquid crystal is controlled by the signal
Aid on the photoconductor.	 When the intensity of Aid is zero the photocon-
4
auctor is in its dark 'state (high impedance state). 	 Most of the bias voltage
now drops across the photoconductor and little across the liquid crystal.
But when the signal Aid is maximum, it switches the photoconductor into a
i
conducting state (low impedance state). 	 In this case the bias voltage is
i largely transferred to the liquid crystal, which in turn affects the polar-
r
ization of signal B. j . _Thus, the interaction between the two input signals^
is achieved within the OPAL device cell-by-cell. 	 When the output analyzer
n
is oriented parallel to the polarization of the signal B ij, the output ?
Cij is in logic state l .(brighti, only w:en both Aid -and B	 are in the
3
logic state 1 (bright).	 This corresponds to a,logic operation of A A B. 	 On
B
8
f,
the other hand if the analyzer is oriented perpendicular to the polarization
of signal Bg	 ij, Ci3 will be in logic state 1 (bright) if and only if Aij is
,r
in logic state 0 (dark) and 	 is in 'lo is_s.tate . 18	
_	
8 (bright).8	 )•	 This corres-
ponds to a logic operation A A B.	 It is seen that the same device performs "I
two distinct logic operations on the inputs for two orthogonal analyzer orien-
tations.	 Simple modifications of this basic scheme will enable the OPAL device
to perform other logic operations like OR, NEGATION and pseudo amplification
on the input signals.
=.`.
--An 8 x 8 resolution OPAL device was constructed by using standard thin ,
	 ok
film fabrication techniques. 	 The experimental results obtained with this device
are shown in Figs. 13 and 14. 	 Fig. 13(A) shows the calculated and measured e
input-output characteristics of one resolution cell of the device with the
obi
analyzer parallel to input polarization.	 Iin is the light intensity falling`
a
on! the US part of the cell and Lout is the light intensity transmitted $	 l
through the transparent part of the cell. 	 The equivalent circuit of this cell ,{
can be modelled as a voltage divider circuit shown in Fig. 13(B). 	 The input- r	 '^
^J
output characteristics were calculated using this equivalent circuit and the
experimentally measured CdS and liquid crystal characteristics. 	 It is seen
that when the input intensities are below the threshold value I in , the output
remains very low and that when the input intensities are above the saturation
i
intensity 
Isat' 
the output intensity remains high. 	 These characteristics are J
-valuable when the device is used to perform logic operations on binary sig-
nals.	 The experimental measurements were carried out using the 5145 X output
from the Ar-ion laser.	 The experimental curve was found to be in qualitative `'
agreement with the calculated curve.	 Fig.14	 shows the experimentally ob-
tained photographs of the inputs and the outputs of the OPAL device.
	 In
the output photographs, except for the distraction of two non-functioning
t
9
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cells, two different logic operations are shown for two orthogonal analyzer'
{ I orientations.	 The contrast of this device was approximately 20:1. 	 It should
l
^be noted that although an Ar-ion laser was used to provide the inputs to the
s OPAL device, it can also operate with a narrow-band incoherent light source.
This feature gives the device greater flexibility and avoids some noise prob-
lems encountered with coherent light.
Bi	 Since the Boolean algebraic functions that can be performed with
rOPAL devices form a complete set, it is possible to carry out more complex
processing operations using combinations of OPAL devices. 	 We decided to
construct first a half-adder circuit with OPAL devices, because half-adder t `i
is-a basic component in an arithmetic unit of a digital computer.
A half-adder circuit in the arithmetic unit of a digital computer accepts
two input bits of the same significance and generates a SUM and CARRY out-
F
put bit of different significance. The truth table,; as well as the imple-
mentation of the half-adder circuit with AND, OR and NEGATION gates are *^
p
shown in Fig. 15.
	
It can be seen from the truth table that the CARRY out- ^t
put is obtained by performing an AND operation on the two inputs, whereas the
SUM output requires a logic operation of Exclusive OR (EXOR).
	 This EXOR
operation can be implemented with AND, OR and NEGATION gates using the follow- ;x
ing decomposition:
AOB = (A AB) V (AAB)
Thus, six gates are normally required to build a half-adder circuit.
To build a half-adder circuit with OPAL devices, one should take notice
from Fig. 12 that one device can provide both All B and A A B outputs with
two orthogonal analyzer orientations. 	 Furthermore, the two operations ,en-
countered in the EXOR decomposition CA A B) and A A B) are mutually exclusive.
1Q
Therefore, the OR operation between them can be optically performed by a
simple superposition without affecting the signal level of logic state 1. A
Utilizing these special properties, a half -adder circuit can be constructedi
with two OPAL, devices, instead of six.
	
The schematic diagram of the half-
a
adder circuit for processing binary images is shown in Fig. 16. 	 OPAL
;I
^r
in conjunction with a polarizing beams litter providesdevice 1	 OPAL 1)	 J	 P	 g	 P	 P I^
the CARRY output (A A B) as well as A A B (one part of the EXOR decomposition).
OPAL device 2 (OPAL 2) in conjunction with a crossed analyzer provides (A A B)
by transmitting the input signal A as the output and absorbing the input
signal B in the CdS part of the cell. 	 Combining the appropriate outputs from
f
OPAL 1 and OPAL 2 gives the SUM output (A O B). 	 Fig. 1 details the actual ?
optical configuration of a half-adder circuit, which uses lenses, mirrors
` and beam splitters (polarizing and ordinary). a^,
The photographs of the experimental restalts obtained are displayed in
Figs. 18 and 19,.	 Fig. 18 contains the two inputs and the CARRY output of
¢ the half-adder circuit. 	 Fig. 19 shows the photographs of the two parts of 1.}
the EXOR decomposition as well as the SUM output which is a simple super-
position of these two parts.
In summary we have described the fabrication and operation of an Optical
j
'PArallel Logic (OPAL) device for processing binary images. 	 Several logic
operations on two input binary images were demonstrated by constructing an
8 x 8 device using a CdS photoconductor and a twisted nematic liquid crystal.
It was concluded that a complete set of logic operations could be obtained x
'
I
with such a device.
,•
I
j Our present research efforts are divided into two broad categories:
device improvements and system applications.
a)	 Device related research: 	 Work on higher resolution and higher speed
PAGE 1S
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devices will be continued. Use of new photoconductors (e.g. Silicon) and
new electrooptic materials (e.g. PLZT) will be investigated. Also, various
schemes for constructing memory devices for binary images will be studied.,
b) System related research - Efforts will be made to develop a (electronic)
microprocessor controlled Digital Optical Processing System, with the micro-
processor controlling the flow of optical data, the optical memory and other
logic devices.	 The use of this hybrid system in performing useful processing
operations such as contouring, area counting, etc. will be demonstrated.
IV.	 Optical Threshold Devices and A/D Conversion
Image thresholding, and analog-to-digital conversion can be achieved f
using Fabry-Perot
	 interferometer.	 The Fabry-Perot optical processing
system is shown in Fig. 20.
	 It consists of two plane, parallel, dielectric
mirrors, one of which is mounted on a piezoelectric translator.
A.	 When the input to be processed is placed inside the Fabry-Perot processing
system as a-phase object the spatially varying transmittance function of the
system is given by
T
TPO(X,Y) =	 2	 2	 (1)(1-R)	 + 4R sin (kd + S(x,y))
where R,T are the intensity reflectance and transmittance of the mirrors, d
is the mirror separation, k = 27/a and S(x,y) is the phase shift associated
with the input image. 	 TPO is plotted as a function of kd for several dif-
ferent values of S in Fig.21, which illustrates the basic operation of intensity
level selection.	 If the mirror reflectance is high (R > 90%) and S(x,y) in-
creases monotonically with intensity from 0 to 7, the interferometer will only
transmit light through those portions of the image which correspond to a
single intensity level. 	 The result fora bleached photographic image input
are shown in Fig. 22. 	 The level selected by the interferometer is determined
j
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by the equation
kd + 6(x,y) ft
where X is an integer. To select a different level, the value of kd is
changed by moving one of the mirrors on a piezoelectric translator.
B. Using photoresist as the phase recording medium we obtained the experi-
mental results shown in Fig. 23. The photoresist was spun on one of the
mirror surfaces, exposed to the gray tone image in the center of Fig. 23, and
R.
then developed to achieve a linear phase profile.
	
The eight spots around the
outside of the image were exposed for different lengths of time to produce a
linear exposure scale which could be compared with the image. 	 The exposure
of the spot at 12 o'clock was equal to the exposure of the brightest portion
of the image and the spot at 10:30 was unexposed. 	 The phase shift between
these two spots was about 0.97r. 	 In Fig. 23, eight different levels are pre-
sented.	 Beginning in the upper left nand corner and moving left to right,
top to bottom across the figure page, the piezoelectric translator was moved
in eight equal steps and eight different level slices are presented.	 The in-
creasing phase shift can be monitored by observing the counterclockwise pro-
j
gression of the spots around the outside of the image.
C.	 To perform more complicated nonlinear operations, such as image threshold-
ing and analog-to-digital conversion, the laser is modulated as the different
levels are selected.	 For example, image thresholding is performed by scan-
ning the Fabry-Perot through one free spectral range (changing kd by 7 radians)
but only turning on the laser when those levels are being selected which are
above,the threshold value. 	 In the output, an image is constructed which is
bright in those areas where the intensity level in the input is above the
threshold, and dark everywhere else.	 Analog-tq-diaital conversion is per-
formed in a similar manner. 	 A gray tone image with eight levels (numbered 0-7)
Ot.
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can be represented by three bit planes. The most significant bit plane is
generated by thresholding the image at'level 4. The next most significant bit
plane is produced by turning on the laser when levels 2, 3, 6 and 7 are se-
lected. The least significant bit plane is constructed by turning on the
laser levels 1, 3, 5 and 7 are selected.
The phase object, used for the intensity level selection experiment,
was used also to demonstrate analog-to-digital conversion. The three bit
planes which represent an image divided into 8 gray levels were generated
using the technique described above and are shown in Fig. 24. From the figure 	 {
the gray level of any point in the original can be determined by examining
F	
the corresponding point in the three binary images, e.g. the horizontal stripe AA
behind the funnel is a level 5 (101). A resolution of better than 20 Q/mm was
established for a mirror spacing of about 0.1 mm.	 f
In conclusion, the Fabry-Perot optical processing system was demonstrated 	 j
'	 t
to have several useful processing capabilities. The most__ important of these
z
in anoptical parallel processing digital computer are the image thresholding ` 	 „g
and analog-to-digital conversion.
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(a)	 The Logic functions performed, and the truth tablefor
the Half Adder outputs.	 (b) Structure of an IOC Half Adder.
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	 P
hotographs of the inputs and the outputs of an OPAL device
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Figure 2 2 (a) Original image. (b) Output of de-
vice with mirrors tilted slightly. (c) Output il-
lustrating intensit y level selection. Extraneous
fringes caused by interference effects between
mirrors and glass plate.
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10:30 had zero exposure. Eight intensity Levels are selected with
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